New answers tagged

1

The firmware for these devices is typically not directly connected to the computer, and the FPGA reads the data itself upon startup through a dedicated connection not accessible to anything else. There would be no need to connect the memory chips to the computer, as it would add unnecessary complexity to the device. The device may implement functions that ...


1

J5 looks like a UART connector and the JT_ pins are likely JTAG. UART should give you console access to manufacturing/diagnostic commands, and JTAG should allow you to the debug the code (firmware) running on the controller CPU. As for J3, at a guess, ROM/FW allows you to switch from the firmware stored in the flash to the built-in CPU boot ROM (e.g. in ...


0

Firstly you would like to know if someone has already implemented the required protocol to read that flash memory model. You should try to search on your favorite engine queries like "'model' dump" or "dumping 'model' with buspirate" , where 'model' IS the name of your chip. If you cannot find anything, you Will have to do It by yourself. I just searched ...


2

https://github.com/NationalSecurityAgency/ghidra As of early December Ghidra has RISC-V support in master. It should be added to the 9.2 release, until then you would have to build from source.


Top 50 recent answers are included